

【書類名】


図面

【図1】



100:基板 101:下地膜(TaQx) 102a, 102b, 102c:第1配線 103:第1絶縁層 104, 105:活性層 106:第2絶縁層 107a, 107b, 107c, 107d:第2配線 108:第1層間絶縁層 109, 110:ソース配線 111:トレイン配線 【図2】







200: 基板 201: 下地膜(TaOx) 202a, 202b, 202c: 第1配線 203: 容量配線 204: 第1 絶縁層 205: 活性層 206: 第2 絶縁層 207a, 207b, 207c: 第2配線 208: 第1層間絶縁層 209: ソース配線 210: ドレイン配線 211: 第2層間絶縁層 212: ブラックマスク 213: 第3層間絶縁層 214: 画素電極 215, 216: チャ补形成領域

(E)


【図4】



【図5】




[図6]





601:絶縁表面を有する基板 602:画素マトリクス回路 603:ソースドライバー回路 604:ゲイトドライバー回路 605:信号処理回路 606:FPC 1007:対向基板


【図7】




701:画素マトリクス回路 702a, 703a:シフトレジ・スタ回路 702b, 703b:レベ・ルシフタ回路 702c, 703c:バ・ッファ回路 703d:サンプ・リング・回路 704:プ・リチャージ・回路










【図10】






【図11】







【図12】




【図13】







【図14】



裏面露光工程、リン(n+)の添加工程




ポロン(p++)の添加工程




【図15】


ボロン(p++)の添加工程




リン(n-)の添加工程





裏面露光工程、リン(n+)の添加工程




【図16】










リン(n-)の添加工程





[図17]














整理番号=P004059-02

【図18】





ボロン(p++)の添加工程







【図19】







【図20】





【図21】





【図22】

